Verilog Overview

Index of Verilog Interview Questions ranging from syntax to synthesis.

Verilog Strategy for Freshers

For entry-level VLSI roles, you aren't expected to design a whole CPU. However, you must have rock-solid fundamentals.

The #1 Question: "Explain Blocking vs Non-Blocking assignment."
(Answer: Blocking `=` assumes zero delay and executes sequentially. Non-blocking `<=` schedules assignment for the end of the time step. Use `=` for logic, `<=` for flip-flops.)

Common Evaluation Criteria:

Hardware Instinct: Can you visualize the gates generated by your code?
FSM Design: Can you draw the bubble diagram for a sequence detector (e.g., 1011)?
Setup & Hold Time: While technically Static Timing Analysis (STA), this is asked in every Verilog interview.

Verilog Interview Topics

Basic Concepts

Vectors, Reg vs Wire, Numbers.

Procedural Blocks

Blocking vs Non-Blocking, Always Blocks.

Hardware Modeling

Mux, Decoder, Flip-Flops vs Latches.

FSM Design

Mealy vs Moore, Encoding, Glitches.

Synthesis Issues

Latch Inference, Race Conditions.

Next Verilog Basic Concepts